From: Al Clark on
"Jookie" <joo(a)n_o_s_p_a_m.kie.sk> wrote in
news:iN2dnadYtLJAqybWnZ2dnUVZ_oWdnZ2d(a)giganews.com:

>>We use the MT48LC4M16A2P-7E IT:G with a BF532. I would lay iy out for the
>
>>larger part. This gives you a universal footprint.
>
> Al, do you got it working all ok? Because I have the feeling from the
> manuals that there might be some issues with it.
>
> My SDRAM setup looks like this:
> *pEBIU_SDRRC = 0x00000816;
> *pEBIU_SDBCTL = 0x00000001;
> *pEBIU_SDGCTL = 0x00911149;
>
> Jookie
>
> ---------------------------------------
> Posted through http://www.EmbeddedRelated.com
>

Our settings for BF 532 with SCLK = 132MHz

*pEBIU_AMBCTL1 = 0xFFFEFFFE;
*pEBIU_AMBCTL0 = 0xFFFEFFC0;
*pEBIU_AMGCTL = 0x00F3;
*pEBIU_SDGCTL = 0x819199CD;
*pEBIU_SDBCTL = 0x0005; //0x0013 for 256 Mb 0x0005 for 64 Mb
*pEBIU_SDRRC = 0x008C3;

Al Clark
www.danvillesignal.com
From: Jookie on
Thank you Al,

I got it working with your help and with the help of ADI e-mail support -
the memory is mapped to 4 regions per 2 MB now:
- 0x000000 - 0x1fffff
- 0x400000 - 0x5fffff
- 0x800000 - 0x9fffff
- 0xC00000 - 0xdfffff

Best regards,
Jookie

---------------------------------------
Posted through http://www.EmbeddedRelated.com
First  |  Prev  | 
Pages: 1 2 3
Prev: Direct Client Requirement
Next: PCB routing