Prev: [PATCH 27/68] slc90e66: always program control bits
Next: SCHED_DEADLINE for MIPS
From: Joel Schopp on 29 Jan 2010 11:30
Gabriel Paubert wrote:
> On Thu, Jan 28, 2010 at 05:20:55PM -0600, Joel Schopp wrote:
>
>> On Power7 processors running in SMT4 mode with 2, 3, or 4 idle threads
>> there is performance benefit to idling the higher numbered threads in
>> the core.
>>
>>
>
> Really 2, 3, or 4? When you have 4 idle threads out of 4, performance
> becomes a minor concern, no? ;-)
>
> Gabriel
>
Yes, but going from 4 idle to 3 idle you want to keep the slanted
weights. If you ignored 4 you'd place wrong and then correct it after
the fact.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo(a)vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
 | 
Pages: 1
Prev: [PATCH 27/68] slc90e66: always program control bits
Next: SCHED_DEADLINE for MIPS