[tip:perf/core] perf, x86: P4 PMU -- add missing bit in CCCR mask
in [Kernel]
|
Prev: [tip:perf/core] perf, x86: P4_pmu_schedule_events -- use smp_processor_id instead of raw_
Next: [tip:perf/core] perf, x86: P4 PMU -- do a real check for ESCR address being in hash
From: tip-bot for Cyrill Gorcunov on 19 May 2010 04:00 Commit-ID: ce7f15452cc1dc1eca795542367871a07f37aa79 Gitweb: http://git.kernel.org/tip/ce7f15452cc1dc1eca795542367871a07f37aa79 Author: Cyrill Gorcunov <gorcunov(a)openvz.org> AuthorDate: Wed, 19 May 2010 01:19:19 +0400 Committer: Ingo Molnar <mingo(a)elte.hu> CommitDate: Wed, 19 May 2010 09:41:06 +0200 perf, x86: P4 PMU -- add missing bit in CCCR mask Should be there for the sake of RAW events. Signed-off-by: Cyrill Gorcunov <gorcunov(a)openvz.org> CC: Lin Ming <ming.m.lin(a)intel.com> CC: Peter Zijlstra <a.p.zijlstra(a)chello.nl> CC: Frederic Weisbecker <fweisbec(a)gmail.com> LKML-Reference: <20100518212439.354345151(a)openvz.org> Signed-off-by: Ingo Molnar <mingo(a)elte.hu> --- arch/x86/include/asm/perf_event_p4.h | 3 ++- 1 files changed, 2 insertions(+), 1 deletions(-) diff --git a/arch/x86/include/asm/perf_event_p4.h b/arch/x86/include/asm/perf_event_p4.h index b05400a..64a8ebf 100644 --- a/arch/x86/include/asm/perf_event_p4.h +++ b/arch/x86/include/asm/perf_event_p4.h @@ -89,7 +89,8 @@ P4_CCCR_ENABLE) /* HT mask */ -#define P4_CCCR_MASK_HT (P4_CCCR_MASK | P4_CCCR_THREAD_ANY) +#define P4_CCCR_MASK_HT \ + (P4_CCCR_MASK | P4_CCCR_OVF_PMI_T1 | P4_CCCR_THREAD_ANY) #define P4_GEN_ESCR_EMASK(class, name, bit) \ class##__##name = ((1 << bit) << P4_ESCR_EVENTMASK_SHIFT) -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo(a)vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/ |