1-wire question
in [FPGA]
|
Prev: DDRé SDRAM configuration
Next: Last Call for Papers Reminder (extended): World Congress on Engineering and Computer Science WCECS 2010
From: Giuseppe Marullo on 15 Jul 2010 09:10 HI all, I would like to write a decoder for 1-wire but I am stuck about the search algorithm. My question is: is it possible for a third party, without knowing the 1-Wire master and "slave" status, to correctly decode the whole execution of the command? I mean, the sequence of bits exhanged on the bus could give a clue of when is going to end or the exact informations are inside the master and you should wait the next reset because you cannot tell when it is going to end. It is not clear what happens if the master has already a list of devices, would it be possible to understand what is going on? BTW, which is the relation between 1-Wire commands and reset sequence? Is it true that every command must start with a reset or it could be used also to end a command ? Thanks in advance, Giuseppe Marullo giuseppe.marullo(a)iname.com
From: jacko on 16 Jul 2010 01:49
On Jul 15, 2:10 pm, Giuseppe Marullo <giuseppe.marullonos...(a)iname.com> wrote: > HI all, > I would like to write a decoder for 1-wire but I am stuck about the > search algorithm. > > My question is: is it possible for a third party, without knowing the > 1-Wire master and "slave" status, to correctly decode the whole > execution of the command? > > I mean, the sequence of bits exhanged on the bus could give a clue of > when is going to end or the exact informations are inside the master and > you should wait the next reset because you cannot tell when it is going > to end. > > It is not clear what happens if the master has already a list of > devices, would it be possible to understand what is going on? > > BTW, which is the relation between 1-Wire commands and reset sequence? > Is it true that every command must start with a reset or it could be > used also to end a command ? > > Thanks in advance, > > Giuseppe Marullo > > giuseppe.maru...(a)iname.com if reset go tristate for all but master. on(clock) step through following if not tristate emit address and command process recieved command gated by address if command invalid go to reset if command required tristate switch then switch sender off if command required tristate switch then switch reciever on loop to on(clock) |