Prev: Sparkfun Spartean3e Board
Next: floating point alignment issues with xilkernel
From: bart on 8 Apr 2008 19:32
Lattice is holding a webcast tomorrow, Wednesday, April 9, "Optimizing
Verilog Coding for More Efficient FPGA Synthesis." The presenter will
be Troy Scott, from our software marketing group.

If you're interested, the event takes place live at 11am Pacific,
18:00 GMT. In addition, you will be able to view this webcast archive
on-demand, at your convenience, starting a few hours after the live
event takes place.

You can register by clicking:
http://asp2.centra.com/Reg/main/00000000f6ac0b011863c454de00773f/en_US&source=CA

Bart Borosky, Lattice
 | 
Pages: 1
Prev: Sparkfun Spartean3e Board
Next: floating point alignment issues with xilkernel