Prev: Timing analysis of *asynchronous* bus peripherals
Next: Portable exchange of binary/packed data
From: martinfnp on 16 Jul 2010 13:54
Does anybody know where can I find technical description for C2C
interface introduced by TI? It's basically the way to connect
different CPUs while one CPU is completely RAMless having access to
RAM of the second chip via C2C interface. Thanks.
From: hamilton on 16 Jul 2010 16:36
On 7/16/2010 11:54 AM, martinfnp(a)yahoo.com wrote:
> Does anybody know where can I find technical description for C2C
> interface introduced by TI? It's basically the way to connect
> different CPUs while one CPU is completely RAMless having access to
> RAM of the second chip via C2C interface. Thanks.

I think you are confusing something with something else.

Please post a link to the TI site where you found this information.

hamilton
From: martinfnp on 19 Jul 2010 04:45
On Jul 16, 10:36 pm, hamilton <hamil...(a)nothere.com> wrote:
> On 7/16/2010 11:54 AM, martin...(a)yahoo.com wrote:
>
> > Does anybody know where can I find technical description for C2C
> > interface introduced by TI? It's basically the way to connect
> > different CPUs while one CPU is completely RAMless having access to
> > RAM of the second chip via C2C interface. Thanks.
>
> I think you are confusing something with something else.
>
> Please post a link to the TI site where you found this information.
>
> hamilton

You will find it e.g. here (slide 13):
http://issuu.com/lemmingoverlord/docs/hc21.24.421.witt-omap4430
 | 
Pages: 1
Prev: Timing analysis of *asynchronous* bus peripherals
Next: Portable exchange of binary/packed data