Custom IP with external ports
in [FPGA]
|
From: lakshmi3489 on 22 Apr 2010 05:09 Hi I have a simple multiplier custom ip(the tutorial is easily found online). The tutorial created 3(internal) signals a,b and p. It multiplies a(16 bit) and b(16 bit) and sends the product to p(32 bit). It makes use of fifos(read fifo and write fifo). This works fine. But I am trying make p external. I changed the necessary vhdl files by adding port p where it says --USER ports added here and --USER ports mapped here The thing is when i try simulating it port p which is now external remains in am unknown state. I dont understand what is going wrong here??? could someone please help?? --------------------------------------- Posted through http://www.FPGARelated.com
|
Pages: 1 Prev: Polmaddie Family CPLD and FPGA Teaching Boards Next: Quartus II under Windows7? |