Difficulty with Xilinx FPGA configuration using Platform FlashPROM
in [FPGA]
|
Prev: Call for Papers: International Conference on Circuits and Systems ICCS 2010
Next: Xilinx DCM Block Stability Issues
From: Anssi Saari on 19 Jun 2010 04:43 Vic Orloff <vcorloff(a)gmail.com> writes: > Hello, > > I am a beginner and have tried to learn how to configure my FPGA > (XC3S1600E) in Master Serial Mode using configuration of a design > stored in Platform Flash PROM (XCF04S) . At the very least there's the slight problem of fitting almost 6 Mb of config data into a 4 Mb PROM. Presumably you used compression? But if so, did you limit CCLK to 20 MHz or below for configuration as described in the documentation? |