Spartan 2 & 3, serial config and CS pin
in [FPGA]
|
Prev: Xilinx Synthesis Tool generates clock signals from combinatorial logic
Next: using ChipScope to debug external design
From: aleksa on 16 May 2010 05:56 Spartan 2 docs clearly says that, even though you are configuring the FPGA in serial mode, you should keep CS pin high. What about Spartan 3? I don't see something like: "Yes, Spartan 2 had an error, but it has been fixed in Spartan 3"
From: aleksa on 18 May 2010 14:57
"aleksa" <aleksazr(a)gmail.com> wrote in message news:hsofgj$mrk$1(a)news.eternal-september.org... > Spartan 2 docs clearly says that, even though > you are configuring the FPGA in serial mode, > you should keep CS pin high. > > What about Spartan 3? > > I don't see something like: > "Yes, Spartan 2 had an error, but it has been fixed in Spartan 3" > > OK, when I build my board, I will toggle CS pin (with active WR) during serial config and will write here. |