Why is following Verilog code snipper considered a Latch

Prev: Test Post
Next: VHDL vs Verilog

From: Test01 on 12 Feb 2010 20:06

---

Thanks for all the replies as it helped resolve the issue. I need to
be more precise in assignment statements.

First  |  Prev  | 
Pages: 1 2
Prev: Test Post
Next: VHDL vs Verilog