Prev: WTB: Xilinx USB JTAG Cable
Next: Using std_ulogic at synthesis level
From: pes on 22 Jul 2010 05:02
Hi,


I' m new to Plan Ahead 12.1 and I' ve some values of I/O Ports in red color.
It concerns DDR3 pins and values in red are Drive Strength (12*) and
Slew Type (SLOW*).
What could be the signification?

Thanks
From: maxascent on 22 Jul 2010 11:45
DDR memory uses SSTL I/O and doesnt allow you to specify the drive
strength. It seems to me that the I/O is setup wrong.

Jon

---------------------------------------
Posted through http://www.FPGARelated.com
 | 
Pages: 1
Prev: WTB: Xilinx USB JTAG Cable
Next: Using std_ulogic at synthesis level