porting linux on ml403
in [FPGA]
|
Prev: FPGA Journal Article
Next: Xilinx Legal
From: Ed McGettigan on 25 Jan 2006 19:24 fpga_toys(a)yahoo.com wrote: > I should probably note that Xilinx leaches a hell of a lot of value off > open source by using Linux as a host platform for it's tools, GCC as > the main production compiler for PPC core software, GNU for the > libraries for PPC, and Linux in several forms as host operating systems > for it's product offerings. > > It's probably worth writing Austin, Peter, and the other regular usenet > posters from Xilinx and making it clear just how much Xilinx benefits > from open source, the Xilinx market created by open source, and the > developers which frequently volunteer their time supporting Xilinx open > source use. > I take umbrage to your assertion that Xilinx is a leach and doesn't contribute back to the open source communities. Xilinx has been a contributing Corporate Patron of Free Software Foundation for many years now https://www.fsf.org/donate/patron/index_html funding many open source projects through the FSF with our donations. In addition we funded, supported and developed the Virtex-II Pro and Virtex-4 PowerPC405 ports that are the parent post of this thread and then push for their release into the official Linux 2.4.x and 2.6.x PowerPC trees so that everyone will have access to them easily. Ed McGettigan -- Xilinx Inc.
From: fpga_toys on 26 Jan 2006 02:20 Ed McGettigan wrote: > I take umbrage to your assertion that Xilinx is a leach and doesn't > contribute back to the open source communities. Xilinx has been a > contributing Corporate Patron of Free Software Foundation for many > years now https://www.fsf.org/donate/patron/index_html funding many > open source projects through the FSF with our donations. First, if Xilinx had not been so heavy handed with the JHDLBits project, trashing the efforts of a half dozen young engineers, your umbrage might be half way valid. But the reality is that the economic value of gcc, GNU, and Linux is significantly more than $10M-30M NRE and $1m-3m/yr as the UNIX licenses and royalities would have cost you more. The real value of GPL tools that you ship, if the company had developed GPL free version is an order of magnitude or two more than that. *IF* your contributions to open software are a significant fraction of the equivalent UNIX license fees, then sure, Xilinx is paying it's way. > In addition we funded, supported and developed the Virtex-II Pro and > Virtex-4 PowerPC405 ports that are the parent post of this thread and > then push for their release into the official Linux 2.4.x and 2.6.x > PowerPC trees so that everyone will have access to them easily. That is completely self serving to generate revenues from the hardware sales. the PPC port existed long before Xilinx started shipping the IBM core in Pro's.
From: gnathita on 6 Feb 2006 06:54 Hello, I ported linux 2.4_devel to the ml403 board. The zImage. that you get is fine for loading into the Virtex4 ppc. The only thing you need to do is "cp" it to another directory with the .elf extension. I integrated it with my download.bit into an .ace file and it works ok both for the reference design and for my custom design (a basic one). Feel free to ask me about what I did if you need help. Paula
From: Anonymous on 6 Feb 2006 08:26 "gnathita" <gnathita(a)gmail.com> wrote in message news:WrqdnRI4UMOZpHreRVn-vQ(a)giganews.com... > Hello, > > I ported linux 2.4_devel to the ml403 board. > > The zImage. that you get is fine for loading into the Virtex4 ppc. The > only thing you need to do is "cp" it to another directory with the .elf > extension. > > I integrated it with my download.bit into an .ace file and it works ok > both for the reference design and for my custom design (a basic one). > > Feel free to ask me about what I did if you need help. > Paula > > > I'd like a copy of your .config file? I was also wondering if one generates the standard linux architecture (cpu, timer, interrupt controller, etc. all at the right memory addresses) can't they generate an .edn file and a top-level vhdl instantiation so that anyone else can use it without needing the EDK? Basically, it seems like there should be a coregen module that asks: 1. clock speed 2. processor: ppc or microblaze 3. device family: v2pro or v4 4. memory types and sizes 5. maybe some optional periperals And then it generates an .edn and a vhdl template that you pull into your ISE project like any othe core. This way we wouldn't need the EDK and they could provide prebuilt linux images that you would know work. Linux would become a 10 minute task for Xilinx: a competitive advantage I'd say. -Clark
From: self on 6 Feb 2006 15:57
You could look at the BYU work on this. http://splish.ee.byu.edu/projects/LinuxFPGA/index.htm ramesh wrote: > Hi All, > Iam new to xilinx platfrom. > > I was trying to port open source linux on Ml403 board. i tried to > follow the instructions in the below link. > http://www.klingauf.de/v2p/index.phtml > i was getting errors when i was running bZimage. the .elf file was not > getting created. > > Is there an alternative way of acheiving my goal. > Kindly suggest. > Thanks in advance. > > Ramesh |