Prev: Constraining minimum hold times (Xilinx)
Next: Single Port Rom created by Core Generator configurable by generic values!!!!
From: lakshmi3489 on 1 Feb 2010 07:32
hi there

I have an ADC chip which is working in the LVDS mode.
The data out(D0+,D0-,......D13+ and D13-),along with data clock
out(DC0+,DC0-)
and out of range(OUR) are connected physically to Sparta 3a dsp.

My question is how do I directly collect these LVDS signals in my sparta
3a dsp core.

How do I get back my data in aa format I can work on?







---------------------------------------
Posted through http://www.FPGARelated.com
 | 
Pages: 1
Prev: Constraining minimum hold times (Xilinx)
Next: Single Port Rom created by Core Generator configurable by generic values!!!!