Prev: infering BRAM for a FIFO in XST(spartan 3)
Next: Spartan 3E: MAX_STEPS as a function of CLKIN frequency
From: whygee on 3 Apr 2010 10:01
Jeff Cunningham wrote:
> The free versions of Modelsim have been available for years (also
> through xilinx - look for "starter edition") but are really usable for
> small designs. Once your design goes over a certain number of statements
> (I think 500 or something like that) execution slows to a crawl.

there are also free (as free beer or as a gnu) simulators for VHDL :
http://symphonyeda.com/ quite nice
http://ghdl.free.fr/ quite awesome in certain aspects
(yes i'm biased because I use it and it can do things others can't)

> -Jeff
yg

--
http://ygdes.com / http://yasep.org
From: pini_45 on 27 Apr 2010 09:46
>Jeff Cunningham wrote:
>> The free versions of Modelsim have been available for years (also
>> through xilinx - look for "starter edition") but are really usable for
>> small designs. Once your design goes over a certain number of statements

>> (I think 500 or something like that) execution slows to a crawl.
>
>there are also free (as free beer or as a gnu) simulators for VHDL :
>http://symphonyeda.com/ quite nice
>http://ghdl.free.fr/ quite awesome in certain aspects
> (yes i'm biased because I use it and it can do things others can't)
>
>> -Jeff
>yg
>
>--
>http://ygdes.com / http://yasep.org
>

I have used icarus and GHDL and found them okay for small designs. I used
it to model sparse memory (VPI for icarus verilog).
The work was posted at:
h---://bknpk.no-ip.biz/my_web/MiscellaneousHW//memory_hdl_models.html



---------------------------------------
Posted through http://www.FPGARelated.com
First  |  Prev  | 
Pages: 1 2
Prev: infering BRAM for a FIFO in XST(spartan 3)
Next: Spartan 3E: MAX_STEPS as a function of CLKIN frequency