Generic parameters in Actel Libero SmartDesign Components
in [FPGA]
|
Prev: A question from a VHDL beginner
Next: 100% without investment online part time jobs..(adsense,datawork,neobux..more jobs)
From: Aragorc on 4 Aug 2010 18:20 Hello I need some help for using Actel Libero IDE. The SmartDesign fonctionnality enable me to design my code as a block diagramm. This is a very convenient way to keep global view of my programm. But I don't know how to set generic parameters with components. I know this is really easy to do with Altera Active HDL, but I can't find the way with Libero. Does anyone knows how to use generics with components? I hope my question is understable. Thank you for your help. +++ --------------------------------------- Posted through http://www.FPGARelated.com
From: Joan on 6 Aug 2010 17:06
Hi Aragorc, You can't set generic parameters for the components in SmartDesign. If you have generic parameters, they have to do that part of the design in HDL and specify any generic parameters in the HDL code. Regards, Joan - you can reach me on Twitter: @Actelcorp or by email at socialmedia(a)actel.com On Aug 4, 3:20 pm, "Aragorc" <Aragorc(a)n_o_s_p_a_m.hotmail.com> wrote: > Hello > > I need some help for using Actel Libero IDE. > The SmartDesign fonctionnality enable me to design my code as a block > diagramm. > This is a very convenient way to keep global view of my programm. > But I don't know how to set generic parameters with components. I know this > is really easy to do with Altera Active HDL, but I can't find the way with > Libero. > Does anyone knows how to use generics with components? > > I hope my question is understable. > Thank you for your help. > +++ > > --------------------------------------- > Posted throughhttp://www.FPGARelated.com |