Is there a way to implement division by variables other than 2 insingle clock with XST ?
in [FPGA]
|
Prev: ISE block RAM inference
Next: Which is the most beautiful and memorable hardware structure in a ?CPU?
From: PureSine on 3 Apr 2010 16:03 Hello, I need to do some DSP operations preferably with Spartan 3. I need to divide output of a fast DDS by a variable but XST says it can only implement a divider with constants of power of 2. One way would be to recursively subtract divisor from dividend but that needs many cycles which is not suitable for me. I prefer to do this digitally within FPGA. Is there any digital solution preferably with Spatan ? Thanks |