Prev: Microblaze Interrupt Handler
Next: SDR SDRAM controller for Xilinx Spartan-3E
From: fpgauser on 2 Aug 2007 18:53
I am relying to the older "Spartan 3E starter kit DDR SDRAM code
Options" thread.

Is there such a demo out, mentioned in the thread?

I read in several groups that it is a problem to get this DDR Ram
running ?

From: Tommy Thorn on 2 Aug 2007 19:29
On Aug 2, 3:53 pm, fpgauser <fpgaengineerfrankf...(a)arcor.de> wrote:
> I am relying to the older "Spartan 3E starter kit DDR SDRAM code
> Options" thread.
>
> Is there such a demo out, mentioned in the thread?
>
> I read in several groups that it is a problem to get this DDR Ram
> running ?

I'm not sure what you're refering to, but David Ashley ported the
OpenCore DDR SDRAM controller to the Spartan-3E500 start kit and
posted it here. I only had to adjust the .ucf file a bit to get it on
the Spartan-3E1600 Starter kit.

Tommy

From: jacobusn on 3 Aug 2007 05:55
I should probably add: More information on MIG can be found on the
Memory Corner on xilinx.com:
http://www.xilinx.com/products/design_resources/mem_corner/

From: jacobusn on 3 Aug 2007 06:06
On Aug 3, 10:55 am, "jacob...(a)xilinx.com" <naude.j...(a)gmail.com>
wrote:
> I should probably add: More information on MIG can be found on the
> Memory Corner on xilinx.com:http://www.xilinx.com/products/design_resources/mem_corner/

Looks like my first message was not posted correctly: The Xilinx
Memory Interface Generator (MIG) generates ready-to-use HDL for the
Spartan-3E Startker Kit.

Cheers,
Jaco

From: fpgauser on 4 Aug 2007 11:30
Aha! So two chances to get a controller. Will try this ! Thanks to
both of you!

 |  Next  |  Last
Pages: 1 2
Prev: Microblaze Interrupt Handler
Next: SDR SDRAM controller for Xilinx Spartan-3E