Prev: Multple architectures in ISE top level module?
Next: QDRII on StratixIII pinout strangeness
From: austin on 18 Feb 2010 12:28
Weng,

Maybe we are using this patent, maybe not.

Just because it is a Xilinx patent does not automatically mean we
actually do this now, or ever.

Austin
From: Weng Tianxiang on 18 Feb 2010 20:35
On Feb 18, 9:28 am, austin <aus...(a)xilinx.com> wrote:
> Weng,
>
> Maybe we are using this patent, maybe not.
>
> Just because it is a Xilinx patent does not automatically mean we
> actually do this now, or ever.
>
> Austin

Hi Austin,
Whether or not Xilinx uses the technique doesn't matter to me, I am
not working for Altera or any other FPGA companies, what matters to me
is the technique itself behind the patent.

Those are techniques you cannot learn from any textbooks.

Thank Xilinx, I learn a lot by reading Xilinx's patents.

Weng
First  |  Prev  | 
Pages: 1 2 3 4 5
Prev: Multple architectures in ISE top level module?
Next: QDRII on StratixIII pinout strangeness