Prev: PIT interrupt in Xilinx
Next: Xilinx ISE Webpack and Pipeline Optimization
From: muhammad_umer on 5 Aug 2010 02:09
>Hi, i am working on a project where i am developing my architecture on
>Virtex-4 FPGA. My ultimate goal is to port my design to Xilinx EasyPath
>FPGA. But i dont have any idea, how xilinx charges for implementing
design
>on EasyPath. there is no guide wither they charge against gate count, or
>FPGA family. what ever criteria they use, i want some general quotation
>which can give me idea about pricing. Hoping for quick response. thanks!
>
>
>
>---------------------------------------
>Posted through http://www.FPGARelated.com
>

OK,i get some idea of pricing from Xilinx Cost Analyzer. But this is
abstract and comparing EasyPath price with competitors ASIC. There is a
cell in this calculator which asks to input Easypath unit cost. Can you
tell me where i get this unit cost from?
As unit costs for FPGA's from xilinx are clearly mentioned, i am unable to
get unit cost for EaspyPath FPGA's clearly.
One more thing, i google internet and found some articles, mentioning
EasythPath saves 80% of FPGA cost. so this mean that, for instance, if FPGA
cost $100 then its EasyPath partner will cost $20. Am i correct in my
understanding?
Please provide me complete pricing detail for all easypath FPGA's
families.
Thanks in advance.

---------------------------------------
Posted through http://www.FPGARelated.com
From: Jeff Cunningham on 5 Aug 2010 09:41
On 8/5/10 2:09 AM, muhammad_umer wrote:

> One more thing, i google internet and found some articles, mentioning
> EasythPath saves 80% of FPGA cost. so this mean that, for instance, if FPGA
> cost $100 then its EasyPath partner will cost $20. Am i correct in my
> understanding?

No. Though you ARE correct that 100 reduced by 80% is 20.

If you go back and look at those articles I think it will say something
like easypath "can" save "up to" 80% in the right situation. There are
other factors, like how many per year are you going to buy. Like others
have said, talk to your xilinx salesman.

-Jeff
First  |  Prev  | 
Pages: 1 2
Prev: PIT interrupt in Xilinx
Next: Xilinx ISE Webpack and Pipeline Optimization