Prev: Xilinx ISE 10.1.03
Next: Virtex-5 with DDR3 running @ 50Mhz
From: Serkan on 14 Jan 2010 09:59
On Jan 14, 11:50 am, "Nial Stewart"
<nial*REMOVE_TH...(a)nialstewartdevelopments.co.uk> wrote:
> It's a while (>10 years) since I worked with EDIFs, but...
>
> > questions
> > 1- Is there a way other than sending my top module and other 15 edifs
> > to the client.
>
> Can you not generate one EDIF for the whole design?
>
> The user bits will be instantiated as a black box which will be pulled in
> during syntesis.
>
> ?
>
> Nial.

if EDIF itself can be generated with a black box inside option 2 may
actually work.
thank you very much for the comments.

serkan
From: Serkan on 14 Jan 2010 10:00
On Jan 14, 12:00 pm, Brian Drummond <brian_drumm...(a)btconnect.com>
wrote:
> On Thu, 14 Jan 2010 00:18:33 -0800 (PST), Serkan <ok...(a)su.sabanciuniv.edu>
> wrote:
>
> >It seems our veterans are not familiar with the subject.
> >any comments anyone?
>
> Try approach (2) yourself.
>
> You can test it by writing a module which mimics the user's module (has the same
> interface) but doesn't actually do the work (e.g. it just passes the inputs to
> the outputs)
>
> See how separately synthesised modules are treated as black boxes and combined
> at the NGDbuild stage in the EDK flow EDK. THat may help with the details..
>
> - Brian

Actually I started option 3 but will try option 2 and post the results
here.

thanks
Serkan
First  |  Prev  | 
Pages: 1 2
Prev: Xilinx ISE 10.1.03
Next: Virtex-5 with DDR3 running @ 50Mhz