Prev: FPGA < -- > Processor timing Violations
Next: Connecting "signed" to "std_logic_vector" ports.
From: chinnathurai on 26 Jul 2010 07:53
1.What is a stable clock?
2.How can i generate using DCM in xilinx? or vhdl?



---------------------------------------
Posted through http://www.FPGARelated.com
From: Uwe Bonnes on 26 Jul 2010 08:30
chinnathurai <chinnathurai.c(a)n_o_s_p_a_m.rediffmail.com> wrote:
> 1.What is a stable clock?
> 2.How can i generate using DCM in xilinx? or vhdl?

What did you do to try to understand these problems?
--
Uwe Bonnes bon(a)elektron.ikp.physik.tu-darmstadt.de

Institut fuer Kernphysik Schlossgartenstrasse 9 64289 Darmstadt
--------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------
From: Andy Peters on 26 Jul 2010 16:48
On Jul 26, 4:53 am, "chinnathurai"
<chinnathurai.c(a)n_o_s_p_a_m.rediffmail.com> wrote:
> 1.What is a stable clock?

It's what horses use to tell time.

-a
From: KJ on 26 Jul 2010 17:27
On Jul 26, 4:48 pm, Andy Peters <goo...(a)latke.net> wrote:
> On Jul 26, 4:53 am, "chinnathurai"
>
> <chinnathurai.c(a)n_o_s_p_a_m.rediffmail.com> wrote:
> > 1.What is a stable clock?
>
> It's what horses use to tell time.
>

Thanks for today's best laugh

KJ
 | 
Pages: 1
Prev: FPGA < -- > Processor timing Violations
Next: Connecting "signed" to "std_logic_vector" ports.