Prev: initialization issues on Spartan-3E after startup
Next: CPLD + MCU SoC from Cypress, free samples too!
From: Antti on 4 Nov 2009 02:02
Hi

Altera is promising 25% more fabric speed than S6 with their new
Cyclone IV

Antti
From: Nial Stewart on 4 Nov 2009 05:45
"Antti" <antti.lukats(a)googlemail.com> wrote in message
news:bb804275-4a39-41f6-ac65-a631278af1fd(a)m16g2000yqc.googlegroups.com...
> Hi
> Altera is promising 25% more fabric speed than S6 with their new
> Cyclone IV
> Antti


Aye, but the first devices aren't available until next March.

That's almost _6_ months away.

:-(


Nial.


From: austin on 4 Nov 2009 11:40
All,

I was puzzled that they used a push of the 65nm technology node (to
60nm).

It is a huge investment for a FPGA device company to launch a new
family, and to launch one with "the old" technology node means that
the latest technology node is guaranteed to beat you on price, power,
and/or performance (since 90nm, we do not get to choose all three, we
are at best a two out of three for a new node).

True, S6 is optimized for power (first time we have ever used a low
power process from a foundry), so bragging about performance is one
way to shout very loudly "we sure burn a lot more power!"

When we asked customers what their number one need was for S6, it was
"lower the power!"

I know that many like to use the latest Spartan node to replace the
previous Virtex node (lower their bill of materials costs), but
frankly, S6 was designed for a new markets, and not intended to
cannibalize Virtex 5 sockets.

Anyway, it is always fun to watch how these things play out,

Austin
From: Torfinn Ingolfsen on 4 Nov 2009 13:51
Antti wrote:
> Hi
>
> Altera is promising 25% more fabric speed than S6 with their new
> Cyclone IV

And us hobbyist types are wondering: will Altera give us a _free_
development environment for Linux this time?
(just in case anyone from Altera drops in here occasionally).
--
Torfinn Ingolfsen,
Norway
From: Nico Coesel on 4 Nov 2009 17:58
austin <austin(a)xilinx.com> wrote:

>All,
>
>I was puzzled that they used a push of the 65nm technology node (to
>60nm).
>
>It is a huge investment for a FPGA device company to launch a new
>family, and to launch one with "the old" technology node means that
>the latest technology node is guaranteed to beat you on price, power,
>and/or performance (since 90nm, we do not get to choose all three, we
>are at best a two out of three for a new node).
>
>True, S6 is optimized for power (first time we have ever used a low
>power process from a foundry), so bragging about performance is one
>way to shout very loudly "we sure burn a lot more power!"
>
>When we asked customers what their number one need was for S6, it was
>"lower the power!"
>
>I know that many like to use the latest Spartan node to replace the
>previous Virtex node (lower their bill of materials costs), but
>frankly, S6 was designed for a new markets, and not intended to
>cannibalize Virtex 5 sockets.

That raises the question: Can we expect to see a new Spartan series
with more speed?

--
Failure does not prove something is impossible, failure simply
indicates you are not using the right tools...
"If it doesn't fit, use a bigger hammer!"
--------------------------------------------------------------
 |  Next  |  Last
Pages: 1 2 3 4
Prev: initialization issues on Spartan-3E after startup
Next: CPLD + MCU SoC from Cypress, free samples too!