Prev: CfP: 9th International Conference on Evolvable Systems (ICES2010)
Next: synthesizing a completely empty design for an FPGA to measure ?quiescent current
From: Kolja Sulimma on 4 Feb 2010 06:10 On 30 Jan., 09:59, Antti <antti.luk...(a)googlemail.com> wrote: > there is no need to test anything with empty design :) I just prepared a golden empty reference netlist and volunteer to perform a manual equivalence check on your emtpy netlist for 50$. Kolja |